Efficient Vlsi Architectures For Non-Binary Low Density Parity Check Decoding