Processor Microarchitecture For Implementation Of Ephemeral State Processing Within Network Routers