Learning Optimizations For Hardware Accelerated Designs